

Features

- Meet ISO11898 Standard
- Support CAN FD and data rates up to 5 Mbps
- Typical Loop Delay: 110 ns
- 5 V power supply, 3.0 V ~ 5.5 V IO interface
- Receiver Common Mode Input Voltage: ± 30 V
- Bus Fault Protection: ± 42 V
- Up to 5 kV RMS Isolation Rating (WSOP16)
- 10 kV Surge Capability (WSOP16)
- ± 100 kV/ μ s typ CMTI
- Junction Temperatures from -40°C to 150°C
- Wide-SOIC (WSOP8, WSOP16)
- BUS pin ESD Protection:
 - ± 15 kV Human-Body Model
 - ± 1.5 kV Charged-Device Model
- Safety-Related Certifications:
 - VDE Reinforced Insulation according to DIN VDE V 0884- 11: 2017-01
 - 5000 Vrms (WSOP8) Isolation Rating per UL 1577
 - CSA C22.2 No. 62368- 1:19 3rd, IEC 62368- 1:2018 Ed. 3 and EN 62368- 1:2020
 - TUV Certification according to EN 60950- 1 and EN 61010- 1
 - CQC Certification per GB4943. 1-2011

Applications

- Industrial Automation
- Motor Control
- Solar Inverters
- Battery Charging and Management
- Power Meter
- Security Systems

Description

The AL1049 device is an isolated CAN transceiver which meets the ISO11898 High-speed CAN (Controller Area Network) physical layer standard. The device is designed to use in CAN FD networks up to 5 Mbps, and to enhance timing margin and higher data rates in long and high-loading networks. As the design, the device features cross-wire, overvoltage and loss of ground protection from -42 V to $+42$ V, overtemperature shutdown, a -30 V to $+30$ V common-mode range. The VCCA is the power supply input for RXD and TXD I/O pins which support 2.25V to 5.5V wide range. The 2nd power supply VCCB of CAN BUS side which support 4.5V to 5.5V range.


The devices integrate high-performance digital isolators with 5000 VRMS isolation ratings per UL 1577. These devices are also to be certified by VDE, UL, CSA, and CQC.

AL1049 is available in WSOP8 and WSOP16 package, and is characterized from -40°C to $+125^{\circ}\text{C}$.

Table of Contents

Features	1
Applications	1
Description	1
Pin Configuration and Functions-AL1049.....	3
Pin Functions.....	3
Specifications	4
Absolute Maximum Ratings(1)	4
ESD, Electrostatic Discharge Protection	4
Recommended Operating Conditions	4
Thermal Information	4
Insulation Specifications	5
Electrical Characteristics	6
Electrical Characteristics- DC Specification	8
Switching Characteristics	9
Tape and Reel Information.....	10
Package Outline Dimensions	12
(WSOP8).....	12
(WSOP16)	13
Order Information	14

Pin Configuration and Functions-AL1049



Pin Functions

Name	Pin		I/O	Description
	WSOP8	WSOP16		
	AL1049S	AL1049		
VCCA	1	1	–	Power supply, VCCA
TXD	2	3	O	Input, CAN transmit data in
RXD	3	5	I	Output, CAN receive data out
GNDA	4	2, 8	–	Ground connection for VCCA
GNDB	5	9, 10, 15	–	Ground connection for VCCB
CANL	6	12	IO	Low level CAN bus input/output line
CANH	7	13	IO	High level CAN bus input/output line
VCCB	8	11, 16	–	Power supply, VCCB
NC	–	4, 6, 7, 14	–	No Connect

Specifications

Absolute Maximum Ratings ⁽¹⁾

Parameter		Min	Max	Unit
V _{CC}	Supply Voltage, V _{CCA} , V _{CCB} ⁽²⁾	-0.5	6	V
V _{IO}	Voltage at IN1, IN2, OUT1, OUT2	-0.5	V _{CC} + 0.5	V
I _O	Output Current	-15	15	mA
T _J	Operating Virtual Junction Temperature		150	°C
T _{STG}	Storage Temperature Range	-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

(2) This data was taken with the JEDEC low effective thermal conductivity test board.

(3) This data was taken with the JEDEC standard multilayer test boards.

ESD, Electrostatic Discharge Protection

Symbol	Parameter	Condition	Minimum Level	Unit
HBM	Human Body Model ESD, per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	Bus Pin	±15	kV
		All Pin Except Bus Pin	±6	kV
CDM	Charged Device Model ESD, per ANSI/ESDA/JEDEC JS-002 ⁽²⁾	All Pin	±1.5	kV
LU	Latch Up, per JESD78	All Pin	±500	mA

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

Recommended Operating Conditions

Parameter		Min	Typ	Max	Unit
V _{CCB}	Supply voltage, V _{CCB}	4.5		5.5	V
V _{CCA}	Supply voltage, V _{CCA}	2.25		5.5	V
V _{IH}	High-level input voltage (data input)	2		V _{CC}	V
V _{IL}	Low-level input voltage (data input)	0		0.8	V
f _{data}	Data rate ⁽¹⁾	0		5	Mbps
T _A	Operating ambient temperature	-40	25	125	°C

(1) 5 Mbps is the maximum specified data rate, although higher data rates are possible.

Thermal Information

Package Type	θ _{JA}	θ _{Jc}	Unit
8-Pin WSOP	85	43	°C/W
16-Pin WSOP	75	41	°C/W

Insulation Specifications

Symbol	Parameter	Conditions	VALUE		Unit
			WSOP8	WSOP16	
CLR	External clearance	Shortest terminal-to-terminal distance through air	> 7.6	> 7.6	mm
CPG	External creepage	Shortest terminal-to-terminal distance across the package surface	> 7.6	> 7.6	mm
DTI	Distance through the insulation	Minimum internal gap (internal clearance)	> 22	> 22	μm
DTC	Distance through the Molding compound	Minimum internal distance across the conductors inside the package	0.8	0.8	mm
CTI	Comparative tracking index		> 400	> 400	V
	Material group		I	I	
	Installation Classification	For Rated Mains Voltage ≤ 300 Vrms	I-III	I-III	
	Pollution degree		2	2	
C _{IO}	Isolation capacitance	V _{IO} = 0.4 × sin (2πft), f = 1 MHz	~ 0.5	~ 0.5	pF
R _{IO}	Isolation resistance	V _{IO} = 500 V	> 10 ⁹	> 10 ⁹	Ω
Isolation voltage⁽¹⁾					
V _{IORM}	Maximum repetitive isolation voltage	AC voltage	1414	1414	V _{PK}
V _{IOWM}	Maximum working isolation voltage	AC voltage; TDDb Test	1000	1000	V _{RMS}
		DC voltage	1414	1414	V _{DC}
V _{IOTM}	Maximum transient isolation voltage	V _{TEST} = V _{IOTM} , t = 60 s (qualification); V _{TEST} = 1.2 × V _{IOTM} , t = 1 s (100% production)	7000	7000	V _{PK}
V _{IOSM}	Maximum surge isolation voltage	Test method per IEC 62368-1, 1.2/50 μs waveform, V _{TEST} = 1.6 × V _{IOSM} (qualification)	6000	6000	V _{PK}
q _{pd}	Apparent charge	Method a, After Input/Output safety test subgroup 2/3, V _{ini} = V _{IOTM} , t _{ini} = 60 s; V _{pd(m)} = 1.2 × V _{IORM} , t _m = 10 s	≤5	≤5	pC
		Method a, After environmental tests subgroup 1, V _{ini} = V _{IOTM} , t _{ini} = 60 s; V _{pd(m)} = 1.6 × V _{IORM} , t _m = 10 s	≤5	≤5	
		Method b1; At routine test (100% production) and preconditioning (type test), V _{ini} = 1.2 × V _{IOTM} , t _{ini} = 1 s; V _{pd(m)} = 1.875 × V _{IORM} , t _m = 1 s	≤5	≤5	

(1) All pins on each side of the barrier tied together creating a two-terminal device.

Electrical Characteristics

All test conditions: $V_{CCA} = 2.25\text{ V} \sim 5.5\text{ V}$, $V_{CCB} = 4.5\text{ V} \sim 5.5\text{ V}$, $T_A = -40^\circ\text{C}$ to 125°C . Typical value is in $V_{CCA} = 3.3\text{ V}$, $V_{CCB} = 5\text{ V}$, $T_A = +25^\circ\text{C}$.

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
Power Supply						
I_{CCA}	Supply current Side 1	Bus dominant, $V_{CCA} = 2.25\text{ V}$ to 5.5 V , $TXD = 0\text{ V}$		2.3		mA
		Bus recessive, $V_{CCA} = 2.25\text{ V}$ to 5.5 V , $TXD = V_{CCA}$		1.3		mA
		$V_{CCA}=4.5$ to 5.5V , $TXD= 1\text{Mbps}$ 50% duty square wave		2.0		mA
		$V_{CCA}=4.5$ to 5.5V , $TXD= 5\text{Mbps}$ 50% duty square wave		2.0		mA
I_{CCB}	Supply current Side 2	Bus dominant, $TXD = 0\text{ V}$, $R_L = 60\ \Omega$		50		mA
		Bus recessive, $TXD = V_{CCA}$, $R_L = 60\ \Omega$		6.0		mA
UV_{VCCA}	Rising under voltage detection, Side 1				2.25	V
UV_{VCCA}	Falling under voltage detection, Side 1		1.7			V
$V_{HYS}(UVCC1)$	Hysteresis voltage on V_{CCA} undervoltage lock-out ⁽¹⁾		75	150		mV
UV_{VCCB}	Rising under voltage detection, side 2			4.2	4.45	V
UV_{VCCB}	Falling under voltage detection, side 2		3.8	4.0	4.25	V
$V_{HYS}(UVCC2)$	Hysteresis voltage on V_{CCB} undervoltage lock-out ⁽¹⁾			200		mV
TXD Terminal						
V_{IH}	High level input voltage		$0.7 \times V_{CCA}$			V
V_{IL}	Low level input voltage				$0.3 \times V_{CCA}$	V
I_{IH}	High level input leakage current	$TXD = V_{CCA}$			1	uA
I_{IL}	Low level input leakage current	$TXD = 0\text{ V}$	-20			uA
C_i	Input capacitance ⁽¹⁾	$V_{IN} = 0.4 \times \sin(2 \times \pi \times 1\text{E}+6 \times t) + 2.5\text{ V}$, $V_{CCA} = 5\text{ V}$		3		pF

(1). Parameters are provided by lab bench test and design simulation

Electrical Characteristics (Continued)

All test conditions: $V_{CCA} = 2.25\text{ V} \sim 5.5\text{ V}$, $V_{CCB} = 4.5\text{ V} \sim 5.5\text{ V}$, $T_A = -40^\circ\text{C} \text{ to } 125^\circ\text{C}$. Typical value is in $V_{CCA} = 3.3\text{ V}$, $V_{CCB} = 5\text{ V}$, $T_A = +25^\circ\text{C}$.

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
RXD Terminal						
V _{OH} – V _{CCA}	High level output voltage	I _O = –4 mA for 4.5 V ≤ V _{CCA} ≤ 5.5 V	–0.4			V
		I _O = –2 mA for 3.0 V ≤ V _{CCA} ≤ 3.6 V	–0.2			V
		I _O = –1 mA for 2.25 V ≤ V _{CCA} ≤ 2.75 V	–0.1			V
		I _O = –1 mA for 1.71 V ≤ V _{CCA} ≤ 1.89 V	–0.1			V
V _{OL}	Low level output voltage	I _O = 4 mA for 4.5 V ≤ V _{CCA} ≤ 5.5 V			0.4	V
		I _O = 2 mA for 3.0 V ≤ V _{CCA} ≤ 3.6 V			0.2	V
		I _O = 1 mA for 2.25 V ≤ V _{CCA} ≤ 2.75 V			0.1	V
		I _O = 1 mA for 1.71 V ≤ V _{CCA} ≤ 1.89 V			0.1	V
Driver Electrical Characteristics						
V _{O(DOM)}	Bus output voltage (Dominant), CANH	TXD = 0 V, 50 Ω ≤ R _L ≤ 65 Ω , C _L = open	2.75		4.5	V
	Bus output voltage (Dominant), CANL	TXD = 0 V, 50 Ω ≤ R _L ≤ 65 Ω , C _L = open	0.5		2.25	V
V _{O(REC)}	Bus output voltage (recessive), CANH and CANL	XD = V _{CCA} , R _L = open	2.0	0.5 x V _{CCB}	3.0	V

(1). Parameters are provided by lab bench test and design simulation

Electrical Characteristics-DC Specification

All test conditions: $V_{CCA} = 2.25\text{ V} \sim 5.5\text{ V}$, $V_{CCB} = 4.5\text{ V} \sim 5.5\text{ V}$, $T_A = -40^\circ\text{C} \sim 125^\circ\text{C}$. Typical value is in $V_{CCA} = 3.3\text{ V}$, $V_{CCB} = 5\text{ V}$, $T_A = +25^\circ\text{C}$.

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
Power Supply						
$V_{OD(DOM)}$	Differential output voltage, CANH – CANL (dominant)	$TXD = 0\text{ V}$, $45\ \Omega \leq R_L \leq 50\ \Omega$, $C_L = \text{open}$	1.4		3.0	V
		$TXD = 0\text{ V}$, $50\ \Omega \leq R_L \leq 65\ \Omega$, $C_L = \text{open}$	1.5		3.0	V
		$TXD = 0\text{ V}$, $R_L = 2240\ \Omega$, $C_L = \text{open}$	1.5		5.0	V
$V_{OD(REC)}$	Differential output voltage, CANH- CANL (recessive)	$TXD = V_{CCA}$, $R_L = 60\ \Omega$, $C_L = \text{open}$				mV
		$TXD = V_{CCA}$, $R_L = \text{open}$, $C_L = \text{open}$				mV
V_{SYM_DC}	DC Output symmetry ($V_{CCB} - V_{O(CANH)} - V_{O(CANL)}$)	$R_L = 60\ \Omega$, $C_L = \text{open}$, $TXD = V_{CCA}$ or 0 V	-400		400	mV
$I_{SO(SS_DOM)}$	Short circuit current steady state output current, dominant	$V_{CANH} = -5\text{ V}$ to 40 V , $CANL = \text{open}$, $TXD = 0\text{ V}$	-100			mA
		$V_{CANL} = -5\text{ V}$ to 40 V , $CANH = \text{open}$, $TXD = 0\text{ V}$			100	mA
$I_{SO(SS_REC)}$	Short circuit current steady state output current, recessive	$-30\text{ V} \leq V_{BUS} \leq 30\text{ V}$, $V_{BUS} = CANH = CANL$, $TXD = V_{CCA}$	-5.0		5.0	mA
Receiver Electrical Characteristics						
V_{IT}	Differential input threshold voltage	$ V_{CM} \leq 20\text{ V}$	500		900	mV
		$20\text{ V} \leq V_{CM} \leq 30\text{ V}$	400		1000	
V_{HYS}	Hysteresis voltage for differential input threshold			120		mV
V_{CM}	Input common mode range		-30		30	V
$I_{OFF(LKG)}$	Power-off bus input leakage current	$CANH = CANL = 5\text{ V}$, V_{CCB} to GND via $0\ \Omega$ and $47\text{ k}\Omega$ resistor			4.8	μA
C_I	Input capacitance to ground (CANH or CANL)	$TXD = V_{CCA}$		24.0	30	pF
C_{ID}	Differential input capacitance (CANH – CANL)	$TXD = V_{CCA}$		12.0	15	pF
R_{ID}	Differential input resistance	$TXD = V_{CCA}$; $-30\text{ V} \leq V_{CM} \leq +30\text{ V}$	30		80	k Ω
R_{IN}	Input resistance (CANH or CANL)	$TXD = V_{CCA}$; $-30\text{ V} \leq V_{CM} \leq +30\text{ V}$	15		40	k Ω
$R_{IN(M)}$	Input resistance matching: $(1 - R_{IN(CANH)}/R_{IN(CANL)}) \times 100\%$ ⁽¹⁾	$V_{CANH} = V_{CANL} = 5\text{ V}$	-2.0		2.0	%
Thermal shutdown						
T_{TSD}	Thermal shutdown temperature ⁽¹⁾			170		$^\circ\text{C}$
T_{TSD_HYST}	Thermal shutdown hysteresis ⁽¹⁾			5		$^\circ\text{C}$

(1) Provided by bench test and design simulation

Switching Characteristics

All test conditions: $V_{CCA} = 2.25\text{ V} \sim 5.5\text{ V}$, $V_{CCB} = 4.5\text{ V} \sim 5.5\text{ V}$, $T_A = -40^{\circ}\text{C} \sim 125^{\circ}\text{C}$. Typical value is in $V_{CCA} = 3.3\text{ V}$, $V_{CCB} = 5\text{ V}$, $T_A = +25^{\circ}\text{C}$.

Parameter	Conditions	Min	Typ	Max	Units
Switching Characteristics					
$t_{\text{PROP(LOOP1)}}$	Total loop delay, driver input TXD to receiver RXD, recessive to dominant	$R_L = 60\ \Omega$, $C_L = 100\text{ pF}$, $C_{L(\text{RXD})} = 15\text{ pF}$; input rise/fall time (10% to 90%) on TXD = 1 ns; 1.71 V $\leq V_{CCA} \leq 1.89\text{ V}$		125	ns
		$R_L = 60\ \Omega$, $C_L = 100\text{ pF}$, $C_{L(\text{RXD})} = 15\text{ pF}$; input rise/fall time (10% to 90%) on TXD = 1 ns; 2.25 V $\leq V_{CCA} \leq 5.5\text{ V}$		122	ns
$t_{\text{PROP(LOOP2)}}$	Total loop delay, driver input TXD to receiver RXD, dominant to recessive	$R_L = 60\ \Omega$, $C_L = 100\text{ pF}$, $C_{L(\text{RXD})} = 15\text{ pF}$; input rise/fall time (10% to 90%) on TXD = 1 ns; 1.71 V $\leq V_{CCA} \leq 1.89\text{ V}$		155	ns
		$R_L = 60\ \Omega$, $C_L = 100\text{ pF}$, $C_{L(\text{RXD})} = 15\text{ pF}$; input rise/fall time (10% to 90%) on TXD = 1 ns; 2.25 V $\leq V_{CCA} \leq 5.5\text{ V}$		152	ns
$t_{\text{UV_RE_ENABLE}}$	Re-enable time after Undervoltage event	Time for device to return to normal operation from V_{CCA} or V_{CCB} under voltage event			300 μs
CMTI	Common mode transient immunity ⁽¹⁾	$V_{CM} = 1200\text{ V}_{PK}$		100	kV/ μs
Driver Switching Characteristics					
t_{pHR}	Propagation delay time, HIGH TXD to driver recessive	$R_L = 60\ \Omega$ and $C_L = 100\text{ pF}$; input rise/fall time (10% to 90%) on TXD = 1 ns		76	ns
t_{pLD}	Propagation delay time, LOW TXD to driver dominant			61	
$t_{\text{sk(p)}}$	Pulse skew ($ t_{\text{pHR}} - t_{\text{pLD}} $)			14	
t_R	Differential output signal rise time ⁽¹⁾			45	
t_F	Differential output signal fall time ⁽¹⁾			45	
V_{SYM}	Output symmetry (dominant or recessive) $(V_{O(\text{CANH})} + V_{O(\text{CANL})}) / V_{CCB}$	$R_{\text{TERM}} = 60\ \Omega$, $C_{\text{SPLIT}} = 4.7\text{ nF}$, $C_L = \text{open}$, $R_L = \text{open}$, TXD = 250 kHz, 1 MHz	0.9		1.1 V/V
$t_{\text{TXD_DTO}}$	Dominant time out	$R_L = 60\ \Omega$ and $C_L = \text{open}$	1.2		3.8 ms

(1). Parameters are provided by lab bench test and design simulation


Switching Characteristics (Continued)

All test conditions: $V_{CCA} = 2.25\text{ V} \sim 5.5\text{ V}$, $V_{CCB} = 4.5\text{ V} \sim 5.5\text{ V}$, $T_A = -40^\circ\text{C} \text{ to } 125^\circ\text{C}$. Typical value is in $V_{CCA} = 3.3\text{ V}$, $V_{CCB} = 5\text{ V}$, $T_A = +25^\circ\text{C}$.

Parameter		Conditions	Min	Typ	Max	Units
Receiver Switching Characteristics						
t _{pRH}	Propagation delay time, bus recessive input to RXD high output	C _{L(RXD)} = 15 pF		75		ns
t _{pDL}	Propagation delay time, bus dominant input to RXD low output			63		ns
t _R	Output signal rise time (RXD)			1.4		ns
t _F	Output signal fall time (RXD)			1.8		ns
CAN FD Timing parameters						
t _{BIT(BUS)}	Bit time on CAN bus output pins with t _{BIT(TXD)} = 500 ns	R _L = 60 Ω, C _L = 100 pF, C _{L(RXD)} = 15 pF; input rise/fall time (10% to 90%) on TXD =1 ns	435		530	ns
	Bit time on CAN bus output pins with t _{BIT(TXD)} = 200 ns	R _L = 60 Ω, C _L = 100 pF, C _{L(RXD)} = 15 pF; input rise/fall time (10% to 90%) on TXD =1 ns	155		210	ns
t _{BIT(RXD)}	Bit time on RXD output pins with t _{BIT(TXD)} = 500 ns	R _L = 60 Ω, C _L = 100 pF, C _{L(RXD)} = 15 pF; input rise/fall time (10% to 90%) on TXD =1 ns	400		550	ns
	Bit time on RXD output pins with t _{BIT(TXD)} = 200 ns	R _L = 60 Ω, C _L = 100 pF, C _{L(RXD)} = 15 pF; input rise/fall time (10% to 90%) on TXD =1 ns	120		220	ns
Δt _{REC}	Receiver timing symmetry with t _{BIT(TXD)} = 500 ns	R _L = 60 Ω, C _L = 100 pF, C _{L(RXD)} = 15 pF; input rise/fall time (10% to 90%) on TXD =1 ns; Δt _{REC} = t _{BIT(RXD)} – t _{BIT(BUS)}	–65.0		40.0	ns
	Receiver timing symmetry with t _{BIT(TXD)} = 200 ns	R _L = 60 Ω, C _L = 100 pF, C _{L(RXD)} = 15 pF; input rise/fall time (10% to 90%) on TXD =1 ns; Δt _{REC} = t _{BIT(RXD)} – t _{BIT(BUS)}	–45.0		15.0	ns


(1). Parameters are provided by lab bench test and design simulation

Tape and Reel Information




Order Number	Package	D1 (mm)	W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	W0 (mm)	Pin1 Quadrant
AL1049S-WSOP8	8-Pin WSOP	330.0	16.4	11.95	6.2	3	16	16	Q1
AL1049-WSOP16	16-Pin WSOP	330.0	22.4	10.9	10.8	3	12	16	Q1

Package Outline Dimensions
(WSOP8)



SYMBOL	MILLIMETER		
	MIN	NOM	MAX
A	—	—	2.65
A1	0.10	—	0.30
A2	2.25	2.30	2.35
A3	0.97	1.02	1.07
b	0.39	—	0.47
b1	0.38	0.41	0.44
c	0.25	—	0.29
c1	0.24	0.25	0.26
D	5.75	5.85	5.95
E	11.30	11.50	11.70
E1	7.40	7.50	7.60
e	1.27BSC		
h	0.25	—	0.50
L	0.50	—	1.00
L1	2.00REF		
θ	0	—	8°

(WSOP16)



SYMBOL	MILLIMETER		
	MIN	NOM	MAX
A	—	—	2.65
A1	0.10	—	0.30
A2	2.25	2.30	2.35
A3	0.97	1.02	1.07
b	0.35	—	0.44
b1	0.34	0.37	0.39
c	0.25	—	0.31
c1	0.24	0.25	0.26
D	10.10	10.30	10.50
E	10.26	10.41	10.60
E1	7.30	7.50	7.70
e	1.27BSC		
L	0.55	—	0.85
L1	1.40BSC		
θ	0	—	8°

Order Information

Order Number	Operating Temperature Range	Package	Marking Information	MSL	Transport Media, Quantity	Eco Plan
AL1049S-WSOP8	-40 to 125°C	8-Pin WSOP	AL1049S	MSL3	Tape and Reel, 1000	Green
AL1049-WSOP16	-40 to 125°C	16-Pin WSOP	AL1049	MSL3	Tape and Reel, 1500	Green

- (1). Future product, contact ALONG factory for more information and sample
- (2). Green: ALONG defines "Green" to mean RoHS compatible and free of halogen substances.